Atty. Docket No. PIA30746/DBE/US

Serial No: 10/627,057

Amendments to the Claims

Please amend the claims as shown below. This listing of Claims replaces all prior versions and listings of the claims in this application.

Listing of Claims

1. (Currently Amended) A method for fabricating an RF semiconductor device comprising:

the step of forming a trench to define an active region and an element isolation region in a semiconductor substrate;

the step of forming a plurality of gate lines within the active region of the semiconductor substrate, the plurality of gate lines not extending over a center of the trench;

the step of forming an insulating layer on the plurality of gate lines and the semiconductor substrate;

only one contact-hole-forming step which consists of the step of forming at least one contact hole in the insulating layer within the active region without forming [[a]] said at least one contact hole within the element isolation region;

the step of forming a contact plug in the each of said at least one contact hole; and
the step of forming a conductive pattern layer that is electrically connected with the
contact plug.

2. (Previously Presented) A method as defined in claim 1, wherein the gate lines in the plurality are not connected with each other in the element isolation region.

P. 005/010

Atty. Docket No. PIA30746/DBE/US

Serial No: 10/627,057

(Previously Presented) A method as defined in claim 1, wherein at least two of the 3.

plurality of gate lines are connected in the active region.

(Original) A method as defined in claim 1, wherein a thickness of the insulating 4.

layer is about 1000 to about 20000 angstroms.

(Original) A method as defined in claim 1, wherein a thickness of the conductive 5.

pattern layer is above 10000 angstroms.

(Previously Presented) A method as defined in claim 1, wherein the insulating б.

layer is one of an oxide and a polyimide.

(Previously Presented) A method as defined in claim I, wherein the plurality of 7.

gate lines are formed in order to minimize parasitic capacitance between the plurality of gate

lines and the substrate.

(Previously Presented) A method as defined in claim 1, wherein the plurality of 8.

gate lines are formed in order to minimize resistance of the plurality of gate lines.

(Previously Presented) A method as defined in claim 1, further comprising metal 9.

contacts linking at least two of the plurality of gate lines.

Page 3 of 8

PAGE 5/10 * RCVD AT 11/13/2006 8:23:54 PM [Eastern Standard Time] * SVR:USPTO-EFXRF-2/11 * DNIS:2738300 * CSID:5594326872 * DURATION (mm-ss):02-40

Atty. Docket No. PIA30746/DBE/US

Serial No: 10/627,057

10. (Previously Presented) A method as defined in claim 1, wherein the plurality of gate lines do not extend along a longitudinal axis of the trench.

11-14. (Canceled)